## timing path 四条路径 input->Reg Reg->Reg Reg->output input->output    timing arc表征input和output的因果关系   synopsys design constraints （SDC） is used to specify the design intent,including timing/power and area for a design